VLSI Placement Strategies and Techniques

This cluster examines methodologies for module placement within VLSI designs. It discusses optimization techniques and future trends in VLSI environments.

module placement
VLSI
optimization
techniques
design methodologies
trends

1,728 papers

Parent topic: VLSI Design and Technologies

AI-assisted content · The overview, paper groupings, and influence analysis on this page are AI-generated. They are intended as a starting point for exploring the field and may contain inaccuracies. Report an error

Papers Over Time

19501960197019801990200020102020

Top Papers

VLSI Module Placement Based On Rectangle-Packing By The Sequence-Pair

1996 · 556 citations

Future Of Analog In The VLSI Environment

0 · 137 citations

Implementation And Testing Of High-Speed CMOS True Random Number Generators Based On Chaotic Systems

2010 · 120 citations

A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, And Fine-Resolution Digital Varactor Using Gated Edge Injection Technique

2015 · 113 citations

An Efficient Algorithm For The Two-Dimensional Placement Problem In Electrical Circuit Layout

1981 · 107 citations

Digital Filters With True Ladder Configuration

1973 · 86 citations

A PSO-based Timing-Driven Octilinear Steiner Tree Algorithm For VLSI Routing Considering Bend Reduction

2014 · 79 citations

An Integrated High Resolution CMOS Timing Generator Based On An Array Of Delay Locked Loops

1996 · 76 citations

24.3 20K-Spin Ising Chip For Combinational Optimization Problem With CMOS Annealing

2015 · 76 citations

An IC Chip Of Chua's Circuit

1993 · 75 citations

New Approach To Look-Up-Table Design And Memory-Based Realization Of FIR Digital Filter

2010 · 68 citations

A Synthesis System For Analog Circuits Based On Evolutionary Search And Topological Reuse

2005 · 62 citations

A CMOS Imager With Column-Level ADC Using Dynamic Column Fixed-Pattern Noise Reduction

2006 · 59 citations

A New Method On Designing And Simulating CNTFET_based Ternary Gates And Arithmetic Circuits

2017 · 59 citations

VLSI Architecture Of A Cellular Automata Machine

1997 · 57 citations

The Method Of Estimating Delay In Switching Circuits And The Figure Of Merit Of A Switching Transistor

1964 · 53 citations

The Future Of CMOS Technology

2000 · 53 citations

A Flipped First-Year Digital Circuits Course For Engineering And Technology Students

2015 · 49 citations

A Dual Voltage-Frequency VLSI Chip For Image Watermarking In DCT Domain

2006 · 49 citations

A High-Speed CMOS Comparator For Use In An ADC

1988 · 47 citations