Measurements And Analysis Of SER-tolerant Latch In A 90-Nm dual-V/sub T/ CMOS Process

·2004·DOI

Engineering and Technology

Communication and Signal Processing

VLSI Design and Technologies

Circuit Design Performance Optimization

Role in the Field

Neutralin Engineering and Technology

Neutralin Communication and Signal Processing

Neutralin VLSI Design and Technologies

Neutralin Circuit Design Performance Optimization

Abstract

Citations

71

Year

2004

PageRank

2.4 / 10

Relative influence (log-scaled)

Related Papers

11 of 11 papers

Coplanar Full Adder In Quantum-Dot Cellular Automata Via Clock-Zone-Based Crossover

·2015·192 citations

TSV Redundancy: Architecture And Design Issues In 3-D IC

·2012·110 citations

A 32 Kb 10T Sub-Threshold SRAM Array With Bit-Interleaving And Differential Read Scheme In 90 Nm CMOS

·2009·358 citations

A Cost-Efficient High-Performance Dynamic TCAM With Pipelined Hierarchical Searching And Shift Redundancy Architecture

·2005·87 citations

Yield And Speed Optimization Of A Latch-Type Voltage Sense Amplifier

·2004·375 citations

Design And Optimization Of Multithreshold Cmos (Mtcmos) Circuits

·2003·130 citations

Stacked Inductors And Transformers In CMOS Technology

·2001·273 citations

A 200 MHz 13 Mm/Sup 2/ 2-D DCT Macrocell Using Sense-Amplifying Pipeline Flip-Flop Scheme

·1994·113 citations

A High-Performance 0.25- Mu M CMOS Technology. II. Technology

·1992·96 citations

A 16-Bit Low-Voltage CMOS A/D Converter

·1987·122 citations

Transistor Sizing Issues And Tool For Multi-threshold Cmos Technology

·0·102 citations