Optimization Strategies for VLSI

This cluster investigates optimization techniques aimed at improving the performance and efficiency of VLSI architectures. It studies various coding techniques and hypergraph partitioning methods.

optimization

VLSI

performance

efficiency

coding techniques

hypergraph

5,760 papers

Parent topic: VLSI Design and Technologies

AI-assisted content · The overview, paper groupings, and influence analysis on this page are AI-generated. They are intended as a starting point for exploring the field and may contain inaccuracies. Report an error

Papers Over Time

197019801990200020102020

Top Papers

Bus-invert Coding For Low-Power I/O

1995 · 689 citations

HEVC Complexity And Implementation Analysis

2012 · 626 citations

Multilevel Hypergraph Partitioning: Applications In VLSI Domain

1999 · 490 citations

Investigation Of Candidate VRM Topologies For Future Microprocessors

2000 · 313 citations

A Compact Rijndael Hardware Architecture With S-Box Optimization

2001 · 294 citations

Area-time Complexity For VLSI

1979 · 291 citations

High-speed VLSI Architectures For The AES Algorithm

2004 · 290 citations

High-speed Architectures For Reed-Solomon Decoders

2001 · 245 citations

Multilevel Hypergraph Partitioning: Application In Vlsi Domain

0 · 244 citations

An Improved Min-Cut Algonthm For Partitioning VLSI Networks

1984 · 231 citations

On The Data Reuse And Memory Bandwidth Analysis For Full-Search Block-Matching VLSI Architecture

2002 · 228 citations

Technology And Device Scaling Considerations For CMOS Imagers

1996 · 175 citations

Algorithms, Complexity Analysis And VLSI Architectures For MPEG-4 Motion Estimation

1999 · 172 citations

VLSI Architecture For Block-Matching Motion Estimation Algorithm

1992 · 166 citations

On-chip Traffic Modeling And Synthesis For MPEG-2 Video Applications

2004 · 148 citations

High-speed Parallel CRC Circuits In VLSI

1992 · 133 citations

A VLSI Architecture For Variable Block Size Video Motion Estimation

2004 · 126 citations

High-speed Parallel Viterbi Decoding: Algorithm And VLSI-architecture

1991 · 119 citations

Low-Latency Sequential And Overlapped Architectures For Successive Cancellation Polar Decoder

2013 · 112 citations

2010 · 111 citations