Low-Power CMOS Design Techniques

This cluster studies design approaches for creating low-power CMOS integrated circuits. It focuses on strategies to minimize power consumption and address leakage current issues.

low-power
CMOS
design techniques
leakage current
optimization
power consumption

11,978 papers

Parent topic: VLSI Design and Technologies

AI-assisted content · The overview, paper groupings, and influence analysis on this page are AI-generated. They are intended as a starting point for exploring the field and may contain inaccuracies. Report an error

Papers Over Time

194019501960197019801990200020102020