Static Scheduling Of Synchronous Data Flow Programs For Digital Signal Processing

·1987·DOI
Engineering and Technology
Communication and Signal Processing
System Design and Verification
Verification and Synthesis in Embedded Systems

Role in the Field

Neutralin Engineering and Technology
Neutralin Communication and Signal Processing
Neutralin System Design and Verification
Neutralin Verification and Synthesis in Embedded Systems

Abstract

Citations

904

Year

1987

PageRank

4.4 / 10

Relative influence (log-scaled)

Related Papers

10 of 10 papers

Innovative Instructions And Software Model For Isolated Execution
·2013·663 citations
High-Level Synthesis For FPGAs: From Prototyping To Deployment
·2011·599 citations
SpaceEx: Scalable Verification Of Hybrid Systems
·2011·547 citations
Formal Verification Of A Realistic Compiler
·2009·825 citations
A Formally Verified Compiler Back-end
·2009·353 citations
Precise Interprocedural Dataflow Analysis Via Graph Reachability
·1995·804 citations
Force-directed Scheduling For The Behavioral Synthesis Of ASICs
·1989·746 citations
Using Branching Time Temporal Logic To Synthesize Synchronization Skeletons
·1982·464 citations
MiBench: A Free, Commercially Representative Embedded Benchmark Suite
·0·1,370 citations
Design And Synthesis Of Synchronization Skeletons Using Branching Time Temporal Logic
·0·994 citations