Automatic Verification Of Finite-State Concurrent Systems Using Temporal Logic Specifications | Manumap