Analysis Of The Parasitic S/D Resistance In Multiple-Gate FETs

·2005·DOI

Engineering and Technology

Communication and Signal Processing

CMOS and High-Frequency Circuit Design

Resistive Devices for Neural Applications

Abstract

Citations

332

Year

2005

PageRank

3.2 / 10

Relative influence (log-scaled)